A 1.2-V current-mode RMS-to-DC converter based on a novel two-quadrant electronically simulated MOS translinear loop by Martincorena Arraiza, Maite et al.
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
 
1 
Abstract—A novel current-mode CMOS RMS-to-DC 
converter using translinear techniques is introduced. It is based on 
a Squarer/Divider cell that is implemented using an electronically 
simulated loop with a novel biasing scheme that allows its 
operation in two quadrants. The cell is designed using a 
differential input current and a small signal first order filter to 
implement the voltage averaging, leading to a compact solution 
that can be used with low voltage supplies. The converter has been 
fabricated in a standard 130 nm CMOS process, and measurement 
results are provided to demonstrate the feasibility of the system.  
 
Index Terms—Analog CMOS circuits, current-mode circuits, 
MOS translinear circuits, RMS-to-DC converters, nonlinear 
circuits 
I. INTRODUCTION 
RMS-to-DC conversion is used in applications where 
information on the average energy content of an electrical 
signal is required. Biomedical ICs, instrumentation devices, 
automatic gain control, and internet of things hardware are 
some of these applications [1]. 
There are several current-mode solutions reported in the 
literature that perform a RMS-to-DC conversion [1-13]. Among 
them, it is worth mentioning those based on the dynamic 
translinear (TL) principle using BJT transistors [4]. However, 
these proposals are difficult to implement in modern standard 
CMOS processes, due to the poor performance of available 
bipolar devices. Thus, some RMS-to-DC converters based on 
MOS transistors operating in weak inversion region have been 
designed mimicking their BJT realization counterparts [5]. 
However, these systems suffer from low speed and large 
mismatch [14]. 
To overcome these shortcomings, RMS-to-DC converters 
with MOS transistors operating in strong inversion have been 
proposed using the generalized MOS TL (MTL) principle [15]. 
In such implementations, a two-quadrant Squarer/Divider (S/D) 
cell is preferred to avoid a full‐wave rectifier at their inputs, 
thereby up-down MTL loops [6-8, 16] or multi-coupled MTL 
loops using class-AB transconductors [9] have been proposed. 
However, in these designs the biasing circuit is complicated and 
only grounded input currents are allowed, requiring doubling 
the circuitry to be used in differential structures and hence 
increasing the power consumption and area of the system. An 
alternative to solve these issues is the use of Electronically 
Simulated MTL (ES-MTL) loops. In [10], an ES-MTL loop 
using floating gate MOS transistors was presented. However, 
the system suffers from reduced bandwidth and the fact that 
leakage currents in modern fabrication processes preclude the 
correct functionality at the floating gate node. To alleviate these 
limitations, in [11] the voltage averaging in the ES-MTL loop 
was implemented using a typical CMOS common-mode 
sensing circuit, but this limits the voltage swing and therefore 
the maximum current range available.  
In this Brief, a new current-mode RMS-to-DC converter 
designed for low-voltage applications is proposed. It is formed 
by a novel two-quadrant differential current S/D cell based on 
an ES-MTL loop, and a simple low-pass filter formed by one 
capacitor and one diode-connected MOS transistor. The 
averaging of the voltages in the ES-MTL loop is implemented 
using two matched metal resistors and the biasing circuit 
operates with an adaptive common-mode current that allows 
obtaining a quadratic function with a wide range and symmetry.  
The paper is organized as follows: Section II describes the 
principle of operation of the RMS-to-DC converter. In Section 
III, a novel S/D cell as the main building block of the converter 
is presented. Effects of process and temperature variations as 
well as mismatch are treated in Section IV. Measurement 
results from a fabricated prototype are introduced in Section V. 
Finally, conclusions are provided in Section VI. 
II. PRINCIPLE OF OPERATION 
A current-mode RMS-to-DC conversion is described by:  
𝐼𝑜𝑢𝑡 = √〈𝐼𝑖𝑛
2〉 (1) 
where 𝐼𝑖𝑛 and 𝐼𝑜𝑢𝑡  are the input and output currents of the RMS-
to-DC converter, respectively, and the operator 〈… 〉 a time 
averaging. A mathematically equivalent indirect or implicit 
approach, with improved offset performance [2], is given by 
𝐼𝑜𝑢𝑡 = 〈𝐼𝑖𝑛
2 𝐼𝑜𝑢𝑡⁄ 〉  (2) 
The proposed realization of the RMS-to-DC circuit is based 
on this indirect approach, employing a S/D cell and a Low Pass 
Filter (LPF) [1], as shown in Fig. 1. Note that for the S/D block 
a scale factor A has been added for completeness. The output   
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2 
current 𝐼𝑜𝑢𝑡  is fed back to the S/D cell where the quotient 
between the squared 𝐼𝑖𝑛 and 𝐼𝑜𝑢𝑡  is achieved and, subsequently 
this signal is filtered out to obtain a DC average that 
corresponds to the RMS value of the input signal. 
The proposed current mode LPF is formed by the diode-
connected transistor 𝑀𝐹1 and capacitor 𝐶𝐹 that generates the 
internal voltage 𝑉(𝑡); subsequently, this voltage is converted to 
the output current 𝐼𝑜𝑢𝑡  via transistor 𝑀𝐹2. To simplify the 
design, transistors 𝑀𝐹1, 𝑀𝐹2, 𝑀𝐹3 have the same 𝑊 𝐿⁄ , and thus 
form a small signal first-order filter with unity DC gain and a 
cutoff frequency of  𝜔−3𝑑𝐵 = 𝑔𝑚𝐹/𝐶𝐹. In stationary regime, 
the voltage 𝑉 and current  𝐼𝑜𝑢𝑡  will be approximately constant; 
therefore the small signal behavior of the filter can be used to 
obtain an expression that describes the dynamics of the RMS-
to-DC cell. Thus applying KCL at node 𝑉: 
𝐴
𝐼𝑖𝑛
2(𝑡)
𝐼𝑜𝑢𝑡(𝑡)
= 𝐶𝐹
𝐼?̇?𝑢𝑡(𝑡)
𝑔𝑚𝐹2
+
𝐼𝑜𝑢𝑡(𝑡)
𝑔𝑚𝐹2
𝑔𝑚𝐹1 (3) 
Multiplying both sides of eqn. (3) by 2𝐼𝑜𝑢𝑡(𝑡) and noting that 
𝑔𝑚𝐹1 = 𝑔𝑚𝐹2 = 𝑔𝑚𝐹: 
2𝐴𝐼𝑖𝑛
2(𝑡) =
𝐶𝐹
𝑔𝑚𝐹
𝑑
𝑑𝑡
(𝐼𝑜𝑢𝑡
2(𝑡)) + 2𝐼𝑜𝑢𝑡
2(𝑡) (4) 
Rearranging and solving for 𝐼𝑜𝑢𝑡, the RMS value in stationary 
regime of 𝐼𝑖𝑛(𝑡) can be expressed as [2]: 
𝐼𝑜𝑢𝑡(𝑡) = √2𝐴
𝑔𝑚𝐹
𝐶𝐹
∫ 𝐼𝑖𝑛
2(𝜏)𝑒
−2(
𝑔𝑚𝐹
𝐶𝐹
)(𝜏−𝑡)
𝑑𝜏
𝑡
0
 (5) 
In order to describe the complete dynamic of the RMS-DC 
converter, Equation (4) must be modified as: 
𝐴𝐼𝑖𝑛
2(𝑡) =
𝐶𝐹
2
√
𝐼𝑜𝑢𝑡(𝑡)
𝑘
𝑑𝐼𝑜𝑢𝑡(𝑡)
𝑑𝑡
+ 𝐼𝑜𝑢𝑡
2(𝑡) (6) 
Equation (6) is derived assuming that the I-V characteristic 
of the MOS transistor is 𝐼𝑜𝑢𝑡(𝑡) = 𝐼𝑑,𝑀𝐹1(𝑡) = 𝑘(𝑉(𝑡) − 𝑉𝑡ℎ)
2, 
with 𝑘 =
1
2
𝜇𝐶𝑜𝑥(𝑊 𝐿⁄ ) and 𝑉𝑡ℎ the threshold voltage. 
Unfortunately, (6) does not have an analytical solution, and 
requires numerical methods to find the solution.  
III. NOVEL SQUARER/DIVIDER CELL 
The proposed S/D cell is based on an ES-MTL loop. A MTL 
circuit is formed by connecting the gate and source terminals of 
an even number of MOS transistors forming a loop. This way 
the 𝑉𝐺𝑆 voltages of these transistors add or subtract in the loop. 
Assuming that transistors operate in strong inversion and 
saturation, this leads to drain currents related by sums of their 
square-root values. This relationship can be easily exploited 
forcing linear combinations of drain currents that, when 
attached to the MTL circuit, can generate current-mode 
nonlinear functions such as multiplication, square root, S/D, 
etc. The most commonly used MTL cell is that formed by four 
transistors arranged in stacked, up down, or ES topologies. In 
the ES-MTL arrangement, some sums of 𝑉𝐺𝑆 voltages are 
generated electronically, simplifying the design and allowing 
an odd number of MOS transistors. To the best of the authors’ 
knowledge, only practical ES-MTL circuits with three 
transistors have been reported [10-13]. In the following 
paragraphs, a novel ES-MTL circuit will be introduced 
featuring simplicity, compactness, and allowing differential 
input currents.  
In Fig. 2, an ES-MTL cell composed by three matched 
PMOS transistors 𝑀1, 𝑀2, and 𝑀3 is shown. Considering that 
the transistors are operating in strong inversion and saturation, 
and using the square-law model, their drain currents are given 
by  𝐼𝑖 = 𝑘𝑖(𝑉𝐺𝑆 − 𝑉𝑡ℎ)
2 for i from 1 to 3, with 𝑘1 = 𝑘2 = 𝑘3. In 
this case, the relationship among their gate-to-source voltages 
is 𝑉𝐺𝑆3=(𝑉𝐺𝑆1 + 𝑉𝐺𝑆2) 2⁄ , since the resistors 𝑅 yield the average 
(common-mode) voltage of 𝑉1 and 𝑉2 at the gate of 𝑀3. Thus, 
expressing the gate-source voltages as a function of the drain 
currents and substituting them in the above equation, the 
following expression relating the drain currents in the ES-MTL 
circuit of Fig. 2 is obtained: 
√𝐼1 + √𝐼2 = 2√𝐼3 (7) 
A S/D cell is obtained if 𝐼1, 𝐼2 and 𝐼3 are forced to be: 
𝐼1 = 𝐼𝐶𝑀 − 𝐼𝑖𝑛;  𝐼2 = 𝐼𝐶𝑀 + 𝐼𝑖𝑛;  𝐼3 = 𝐼𝑑  (8) 
In this case, squaring both sides of the equation (7) and 
operating, 
 √𝐼𝐶𝑀
2 − 𝐼𝑖𝑛
2 = 2𝐼𝑑 − 𝐼𝐶𝑀 (9) 
squaring again and solving for 𝐼𝐶𝑀, 
𝐼𝐶𝑀 = (𝐼𝑖𝑛
2 4𝐼𝑑⁄ ) + 𝐼𝑑 (10) 
where factor A= 1/4 (see Fig. 1). The S/D cell can be obtained 
easily subtracting 𝐼𝑑 from (10),  
𝐼𝑜𝑢𝑡 = 𝐼𝐶𝑀 − 𝐼𝑑 = 𝐼𝑖𝑛
2 4𝐼𝑑⁄  (11) 
Note by replacing (10) in (8) that there is no restriction for 
𝐼𝑖𝑛 to keep transistors 𝑀1 and 𝑀2 on, since due to their quadratic 
relationship with 𝐼𝑖𝑛, 𝐼1 and 𝐼2 will always remain positive 
enforcing operation in two quadrants with a large output range.  
In Fig. 3, the novel S/D circuit is shown where the main ES-
MTL cell, formed by 𝑀1-𝑀2 and 𝑀3, is biased using two 
Flipped Voltage Followers (FVF) [17] 𝑀6-𝑀𝐶6 and 𝑀7-𝑀𝐶7, 
respectively. Here, the bias currents 𝐼𝑑   at the drain terminals of 
𝑀𝐶6 and 𝑀𝐶7 are injected using cascode current mirrors and a 
reference bias voltage 𝑉𝑝𝐵 is set. Note that due to the very low 
impedance at the output of FVFs (which makes this node 
ideally a signal ground), the circuit is equivalent to that of Fig. 
2 and the MTL principle is not modified, since the same voltage 
at the source of 𝑀1-𝑀3 as in Fig. 2 is obtained. This biasing 
 
Fig. 1. Block diagram of RMS-to-DC converter.  
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Fig. 2. Electronically Simulated MTL (ES-MTL) Loop. 
 
 
 
. 
  
M3M2M1
R
R
I1 I2 I3
V3=V2V1
(V1+V2)
2
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
 
3 
strategy allows controlling the drain currents more efficiently 
and provides extra versatility, reducing the number of 
transistors required to implement (8). 
Note from Fig. 3 that the MTL loop transistors 𝑀1 and 𝑀2 
are diode connected to sense currents 𝐼1 and 𝐼2 and generate the 
voltages 𝑉1 and 𝑉2, respectively. As mentioned above, the 
voltage at the gate of 𝑀3, using resistors R, is (𝑉1 + 𝑉2) 2⁄ , 
performing a common mode sensing of the gate voltages of 𝑀1 
and 𝑀2. To minimize loading effects, the values of 𝑅 must be 
selected larger than 1 𝑔𝑚1⁄  and 1 𝑔𝑚2⁄ , so that no significant 
current flows through them, guarantying the correct circuit 
operation. 
Currents 𝐼1 and 𝐼2 are forced to 𝐼𝐶𝑀 − 𝐼𝑖𝑛  and 𝐼𝐶𝑀 + 𝐼𝑖𝑛, 
respectively, since the input current 𝐼𝑖𝑛 is connected between 
the drains of 𝑀1 and 𝑀2. Note that 2𝐼𝐶𝑀 is obtained via 𝐼1+𝐼2 at 
the sources of 𝑀1 and 𝑀2 (see the current definitions (8)); 
subsequently, current 𝐼𝑑 is added at the drain of 𝑀6 through 𝑀𝐶6 
and 2𝐼𝐶𝑀 + 𝐼𝑑 is mirrored to 𝑀5. On the other hand, 𝑀3 is 
forced to drive the current 𝐼3 = 𝐼𝑑  that is required to complete 
(8). Afterwards, this current is subtracted from 𝑀5 at node X 
obtaining a current 2𝐼𝐶𝑀 that flows through 𝑀𝑐8-𝑀8. This 
current is fed back to the input by means of properly 
dimensioned current mirrors 𝑀8-𝑀9-𝑀10 to inject the 
current 𝐼𝐶𝑀 . Note that the control current 𝐼3 enforces a correct 
operating point, and when 𝐼𝑖𝑛 = 0, the voltages at the gates of 
the three transistors 𝑀1-𝑀3 forming the ES-MTL loop are equal 
to the bias voltage 𝑉𝑝𝐵. When  𝐼𝑖𝑛 ≠ 0 such a current control 
forces a constant voltage  𝑉𝑝𝐵 at the gate of 𝑀3 but a linear 
differential voltage at the gates of 𝑀1 and 𝑀2. Finally, the 
squaring/division equation (11) is obtained subtracting 
(3 2)⁄ 𝐼𝑑  from (2𝐼𝐶𝑀 + 𝐼𝑑)/2 at node Y by the 𝑀11-𝑀13 mirror. 
IV. PVT VARIATIONS AND MISMATCH EFFECTS 
As CMOS technology scales down, the unwanted effects of 
PVT variations and mismatch become more significant, 
demanding to explore how robust the designs are against this 
issue. In TL circuits PVT variations are less relevant than 
mismatch [15]. Thus, in this Section, analytical expressions are 
mainly focused on the impact of mismatch on the proposed 
design. The Section ends with Monte Carlo and temperature 
simulations to explore both PVT and mismatch effects. 
There are two main types of mismatch that can affect the 
MOS transistor namely, mismatch on the threshold voltage 𝑉𝑡ℎ 
(the most significant one) and on the 𝑊 𝐿⁄  ratios [15]. To 
include all the mismatch sources in the TL loop, transistors 𝑀𝐶6 
and 𝑀𝐶7 are also considered, since they set the source voltage 
of transistor 𝑀1-𝑀3. Thus, the TL loop equation is modified to 
𝑉𝐺𝑆3= 𝑉𝐺𝑆𝑐7 − 𝑉𝐺𝑆𝑐6 +  (𝑉𝐺𝑆1 + 𝑉𝐺𝑆2) 2⁄  resulting in: 
√
𝐼𝐶𝑀−𝐼𝑖𝑛
1
+ √
𝐼𝐶𝑀+𝐼𝑖𝑛
1+∆2
+ √𝑘1∆𝑉𝑡ℎ = 2 (√
𝐼𝑑
1+∆3
+
√
𝐼𝑑
1+∆𝐶6
− √
𝐼𝑑
1+∆𝐶7
), 
(12) 
where  ∆𝑉𝑡ℎ = 𝑉𝑡ℎ,1 + 𝑉𝑡ℎ,2 + 2𝑉𝑡ℎ,𝐶7 − 2𝑉𝑡ℎ,3 − 2𝑉𝑡ℎ,𝐶6. The 
deviations of 𝑘𝑖, (for i =2, 3, C6 and C7) with respect to 𝑘1 are 
defined by 𝑘𝑖 = 𝑘1 + 𝛿𝑘𝑖, leading to dimensionless constants 
∆𝑖= 𝛿𝑘𝑖 𝑘1⁄  in (12).  
To provide more insight into the design, a study is realized 
independently for each type of mismatch. For the case of the 
variations of 𝑉𝑡ℎ, it is considered that ∆𝑖= 0. Now solving (12) 
for 𝐼𝐶𝑀 results: 
𝐼𝐶𝑀 =
𝐼𝑖𝑛
2
(−2√𝐼𝑑 + √𝑘1∆𝑉𝑡ℎ)2
+
1
4
(−2√𝐼𝑑 + √𝑘1∆𝑉𝑡ℎ)
2 (13) 
Note that, comparing with (10), mismatch in the threshold 
voltages causes an offset and a scaling factor in 𝐼𝑖𝑛
2, which can 
be partially compensated by the current 𝐼𝑑 . However, the 
quadratic characteristic is unaffected. On the other hand, 
considering ∆𝑉𝑡ℎ = 0, mismatch in the 𝑊 𝐿⁄  ratios and 
consequently in 𝑘𝑖, leads to: 
𝐼𝐶𝑀 ≈
𝐼𝑖𝑛
2
1 + ∆2
+ 4𝐼𝑑
2 + 2𝐼𝑑∆2𝐼𝑖𝑛
√4𝐼𝑖𝑛
2 ∆2
1 + ∆2
+
16𝐼𝑑
2
1 + ∆2
−
8𝐼𝑑  𝐼𝑖𝑛 ∆2
1 + ∆2
 
(14) 
Equation (14) is derived only considering first order terms and 
neglecting higher order ones for clarity. Mismatch between 𝑀1 
and 𝑀2 introduces additional terms in both the denominator and 
numerator of the expression of 𝐼𝐶𝑀 when it is compared with 
(10). Equation (14) shows that mismatch with 𝑀3, 𝑀𝐶6, 
and 𝑀𝐶7 is not relevant (at least in a first order approximation), 
and special layout techniques should focus on the other 
transistors.  Note that from (13) and (14), without mismatch, i.e. 
∆𝑉𝑡ℎ = 0 and Δ𝑘2 = 0, both equations reduce to (10) as 
expected.  
Finally, simulations including mismatch/process variations 
via Monte Carlo and temperature drift are provided in Fig. 4. A 
Monte Carlo analysis [18] was performed using Spectre with 
1000 runs.  A DC sweep of 𝐼𝑖𝑛 from -30 µA to 30 µA was 
chosen, with 𝐼𝑑 = 6 µA. The simulation results are shown in 
Fig. 4 (a) using a box plot [19] for each value of the input 
current. In each box plot, the line in the middle of the box 
represents the median of the output current (50th percentile); the 
bottom and top edges of the box indicate the 25th and 75th 
percentiles, respectively. The whiskers are represented as 
dashed lines extending vertically from the boxes and ended with 
a horizontal dash that represents the 2.5·(75th percentile) - 
1.5·(25th percentile) and 2.5·(25th percentile) - 1.5·(75th 
percentile) for the top and bottom dash, respectively. The 
 
Fig. 3. Proposed squarer/divider cell. 
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4 
outliers are shown by circles (o) and they are values outside of 
the whiskers. 
Fig. 4 (b) shows simulations at different temperatures using 
the same currents as in Fig. 4(a). Note that the output current is 
not affected significantly, obtaining relative errors with respect  
to room temperature of 0.03%, 0.17%, -4.88% and -9.84% for 
temperatures of -15ºC, -5ºC, 80ºC and 110ºC, respectively.  
As can be seen from Fig. 4 (a) and (b), the output current 
tendency is a squarer function for input currents from -18 µA to 
18 µA, also in this zone the whiskers and outliers are practically 
the same. Out of this range, the output current is saturated and 
the proposed cell is not working properly. In the following 
Section, measurement results from a fabricated prototype are 
shown which are consistent with the simulated data of Fig. 4. 
V. MEASUREMENT RESULTS 
The proposed RMS-to-DC converter was fabricated in a 
GlobalFoundries 130 nm 8-metal CMOS technology with 
𝑉𝑡ℎ ≅ 0.25 𝑉. A 100 nF external capacitor was employed to 
implement 𝐶F and the value of R was 150 kΩ, 𝑉𝐷𝐷 was 1.2 V 
and bias voltages 𝑉𝑝𝐵 and 𝑉𝑛𝐵 were set to 0.5 V. Dimensions 
for the transistors forming the S/D cell are shown in Table I. 
The value of 1 𝑔𝑚1,2⁄  for the operating current values is around 
15 kΩ that is lower than the value of R=150 kΩ guarantying the 
correct voltage averaging at the gate of 𝑀3. The total chip area 
of the circuit is 0.0025 mm2, approximately. 
The input signal was provided by the Agilent 33522A 
Waveform Generator and converted to a differential current 
through an external differential Mirrored Modified Howland 
current source composed of two Analog Devices AMP03 
precision unity-gain differential amplifiers whose differential 
output voltages where converted to currents via TL082CN 
operational amplifiers and 100 kΩ resistors. The output currents 
of the circuits were externally converted to voltage via 
transresistance amplifiers made by a TL082 operational 
amplifier and a 100 kΩ resistor in negative feedback 
configuration. First the output characteristic of the S/D cell will 
be tested and subsequently the complete RMS-to-DC converter.  
The measured output current of the S/D cell for different 
input currents and different values of 𝐼𝑑 is shown in Fig. 5 (a). 
Note that the output current begins to saturate for input currents 
larger than 20 µA. Although the FVFs in Fig. 3 provide class 
AB operation, transistors 𝑀𝐶9 and 𝑀𝐶10 enter triode region for 
these currents, due to the large drain currents driven by 𝑀1 and 
𝑀2 decreasing the voltages 𝑉1 and 𝑉2, respectively. Note also 
that for 𝐼𝑑 = 6 µA, the measurement results are in good 
agreement with Fig. 4 (a) since they fall outside the boxes of 
the sample but inside the whiskers or outliers. Thus, owing to 
process variations the measured results show larger input range, 
but smaller output range than the median value (the designed 
input-output ranges). 
In order to validate the accuracy of the S/D circuit response, 
an error plot, defined as the difference between the output 
current of the S/D cell and an ideal squarer function generated 
by the “Curve Fitting” function in Matlab, is shown in Fig. 5 
(b). The plot is for different values of 𝐼𝑑 , and it shows that the 
error is lower than 1 µA for input currents up to 20 µA, with a 
total input range of 10- 44 µA with a ±10% error, corresponding 
to a relative error of ±3% for output currents ranging from 1 µA 
to 10 µA with  𝐼𝑑  ≤ 6 µA. Also, note that the output current is 
affected by scaling and offset errors. These effects can be 
mainly attributed to the 𝑉𝑡ℎ mismatch, as is predicted by (13). 
To verify the correct operation of the RMS-to-DC converter, 
measurement results with a 1 kHz unipolar square input signal 
of amplitude 15 µA with different duty cycles were obtained. 
Fig. 6 (a) shows the measured transient response of 𝐼𝑜𝑢𝑡  for a 
60% duty cycle of the input signal, and Fig. 6 (b) shows 𝐼𝑜𝑢𝑡  
and its relative error, as defined in (15), for different duty cycles 
of the input signal. The output current 𝐼𝑜𝑢𝑡  is approximately 
proportional to the square root of the duty cycle as expected [7] 
with errors lower than ±5 %. These variations are mainly due to 
saturation of output current for small duty cycles and 
inaccuracy of the square/divider cell for large duty cycles.  
𝐸𝑟𝑟𝑜𝑟 =
𝑐𝑎𝑙𝑐𝑢𝑙𝑎𝑡𝑒𝑑 − 𝑚𝑒𝑎𝑠𝑢𝑟𝑒𝑑
𝑐𝑎𝑙𝑐𝑢𝑙𝑎𝑡𝑒𝑑
× 100% (15) 
 
TABLE I 
TRANSISTOR ASPECT RATIOS IN FIG. 2. 
 𝑀1−3 𝑀4 𝑀5−7 𝑀𝐶4−𝐶7 𝑀8−11−12 𝑀9−10 𝑀13 𝑀𝐶8−𝐶13 
L (µm) 0.51 0.31 0.31 0.51 0.5 0.5 0.5 0.5 
W (µm) 12 0.5 1 12 6 3 9 6 
 
 
 
Fig. 4. Simulation results of the squarer/divider cell with 𝐼𝑑 = 6 𝜇𝐴 (a) Monte 
Carlo mismatch/process simulation; (b) Temperature variations. 
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Fig. 5. (a) Measured output currents of the squarer/divider cell for a sweep of 
the input current and different 𝐼𝑑; (b) Error with an ideal squarer function. 
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Table II shows a comparison with previous proposals. Even 
though the comparison is difficult due to the differences 
between simulation and measurement results, the proposed 
circuit is competitive with former works allowing a large 
differential output range and avoiding floating gates that are 
prone to suffer from leakage currents in modern CMOS 
fabrications processes. The LPF simplicity and the fact that all 
S/D internal nodes have low impedance allows relatively large 
input frequency (which is difficult to get in implicit RMS-to-
DC converters due to feedback). The S/D load is the main 
limiting factor, so larger 1/gmF1 and CF reduce the maximum 
input frequency but also reduce the output ripple [2], leading to 
a tradeoff between speed and averaging performance. 
VI. CONCLUSION 
A 1.2 V two-quadrant RMS-to-DC converter has been 
presented. The resulting circuit features a simple yet novel 
structure composed of a S/D cell, based on the ES-MTL 
principle with internal common mode generation allowing a 
differential input current, and a simple current-mode LPF. 
Mismatch effects analyzed via derived analytical expressions 
and Monte Carlo simulations are provided to explore the 
robustness of the cell. Measurement results of a 130 nm CMOS 
test chip prototype demonstrate the symmetry and wide input 
range of the circuit. 
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TABLE II 
COMPARISON WITH PREVIOUS RMS-TO-DC CONVERTERS  
 [9] [10] [5] [6] [7] This work 
Basic principle 
Class-AB 
transconductance 
SDR FG-MOS 
Log-domain FG-
MOS 
MTL loop MTL cell (SCMC) ES-MTL principle 
Technology 0.5 µm 0.6 µm 0.35 µm 0.18 µm 0.5 µm 0.13 µm 
Voltage Supply  1.5 V 1.2 V 0.9 V 1.2 V 2.5 - 5 V 1.2 V 
Transistor number 40 
14 MOS + 1 
FG 
7 MOS + 6 FG 18 18 16 
Verification type Fabrication Simulation Simulation Simulation Fabrication Fabrication 
Operation area of input 1 quadrant 2 quadrants 2 quadrants 2 quadrants 2 quadrants 2 quadrants 
Static Power - - - < 100 µW > 88 µW 68.8 µW (Id = 6 µA) 
Silicon Area 0.1 mm2 - - - 0.064 mm2 0.0025 mm2 
Relative error 
at input range 
10% @ 11-28 µA 3% @ 5-30 µA 2% @ 0.6-400 nA 6% @ 2-32 µA 3% @ 200-390 µA 10% @ 10-44 µA 
Maximum input frequency -   - > 2MHz 3 MHz * 
* Maximum frequency of the S/D’s input signal. 
 
Fig. 6. (a) Measured output current of the RMS-to-DC converter for a 
rectangular input signal with 60% duty cycle; (b) Measured output current and 
relative error of the for different duty cycles of the rectangular input signal. 
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